You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Ian Carmichael 8ea23ea4bb * Implement remaining bits in VPU_STAT, CMSAR0, CMSAR1, FBRST. Fix COP2 interface 29 years ago
..
.Sanitize * Updated several files to place all sky specific runtime options 29 years ago
ChangeLog * Moving some sky-specific ChangeLog entries into ChangeLog.sky 29 years ago
Makefile.in Implement 32 bit MIPS16 instructions listed in m16.igen. 29 years ago
README.Cygnus Document existence of old (gencode) and new (igen) MIPS ISA simulators. 29 years ago
acconfig.h * configure: Regenerated to track ../common/aclocal.m4 changes. 29 years ago
config.in Get configure to define RETSIGTYPE 30 years ago
configure * Early check-in of tx3904 timer sim implementation for ECC. 29 years ago
configure.in * configure.in (mips_fpu_bitsize) : Set this correctly for 32-bit mips 29 years ago
dv-tx3904cpu.c * Updates to tx3904 peripheral simulations for ECC. 29 years ago
dv-tx3904irc.c * Early check-in of tx3904 timer sim implementation for ECC. 29 years ago
dv-tx3904tmr.c * Typo fix for tx3904tmr use of configuration parameters. 29 years ago
gencode.c * Handle 10 and 20-bit versions of Break instruction. Move handling 29 years ago
interp.c * Implement remaining bits in VPU_STAT, CMSAR0, CMSAR1, FBRST. Fix COP2 interface 29 years ago
m16.dc New files, update .Sanitize 29 years ago
m16.igen Debug tx19 built from igen sources. 29 years ago
m16run.c Implement 32 bit MIPS16 instructions listed in m16.igen. 29 years ago
mdmx.igen Add generic sim-info.c:sim_info() function using module mechanism. 29 years ago
mips.dc MIPS/IGEN checkpoint - doesn't build. 29 years ago
mips.igen Implement CPCOND0 and insns BC0F/BC0FL/BC0T/BC0TL. 29 years ago
sim-main.c * SYSCALL now uses exception vector. 29 years ago
sim-main.h * sky-engine.c: Set ordering of device issues to match enumerated type 29 years ago
sky-pke.c * Support for sky hardware interrupts. The sky-dma cannot trigger 29 years ago
sky-pke.h * Implement remaining bits in VPU_STAT, CMSAR0, CMSAR1, FBRST. Fix COP2 interface 29 years ago
tconfig.in * Makefile.in: Delete stuff moved to ../common/Make-common.in. 30 years ago
tx.igen Re-do load/store operations so that they work for both 32 and 64 bit 29 years ago
vr4320.igen * interp.c (Max, Min): Comment out functions. Not yet used. 29 years ago
vr5400.igen For MADD et.al. instructions sign extend 32 bit result assigned to a 29 years ago

README.Cygnus

This directory contains two very different simulators:

o gencode (old)

Gencode.c outputs a single monolithic file that is
#included by interp.c

o igen (new)

The *.igen files are used as inputs to ../igen/igen.
A number of separate, fairly modula files, are created.

The new simulator has a number of advantages:

o builtin support for multi-simming (single simulator
image supporting a number of different instruction
set architectures).

o Easier maintenance. The input files are not confused
by an intermixing with the generator code.

gencode continues to exist so that old architectures can be emulated.
*.igen should be used when adding new architectures or adding
instructions to an existing ISA.

Known bugs?

A mips16 simulator cannot be built using igen. A custom mips16
engine.c needs to be written.

In mips.igen, the semantics for many of the instructions were created
using code generated by gencode. Those semantic segments could be
greatly simplified.


----

Old README.Cygnus ...

> README.Cygnus
-------------------------------------------------------------------------------

The following are the main reasons for constructing the simulator as a
generator:

1) Avoid large fixed decode source file, with lots of #ifs controlling
the compilation. i.e. keep the source cleaner, smaller and easier
to parse.

2) Allow optimum code to be created, without run-time checks on
instruction types. Ensure that the simulator engine only includes
code for the architecture being targetted. e.g. This avoids
run-time checks on ISA conformance, aswell as increasing
throughput.

3) Allow updates to the instruction sets to be added quickly. Having a
table means that the information is together, and is easier to
manipulate. Having the table generate the engine, rather than the
run-time parse the table gives higher performance at simulation
time.

4) Keep all the similar simulation code together. i.e. have a single
place where, for example, the addition code is held. This ensures that
updates to the simulation are not spread over a large flat source
file maintained by the developer.

-------------------------------------------------------------------------------

To keep the simulator simple (and to avoid the slight chance of
mis-matched files) the manifests describing an engine, and the
simulator engine itself, are held in the same source file.

This means that the engine must be included twice, with the first pass
controlled by the SIM_MANIFESTS definition.

-------------------------------------------------------------------------------
> EOF README.Cygnus