9 Commits (5c4666ea38310f6edd3fe2f7ca937520f2be31ab)

Author SHA1 Message Date
Nick Clifton 86e0da7a81 Use GPR_CLEAR instead of GPR_SET 27 years ago
Stan Shebs c906108c21 Initial creation of sourceware repository 28 years ago
Stan Shebs 071ea11e85 Initial creation of sourceware repository 28 years ago
Andrew Cagney 687f3f1cef Add multi-sim support to simulator. 29 years ago
Andrew Cagney cd0d873d0f Preliminary suport for xor-endian suport in core module. 30 years ago
Andrew Cagney b526378484 Incorrect test for zero-r0 code gen. 30 years ago
Andrew Cagney 37a684b84d o Make tic80 insn file more `cache ready' 30 years ago
Michael Meissner d23af88239 Fix problems -Wall found 30 years ago
Andrew Cagney 15c1649391 TIc80 simulator checkpoint - runs 3 instructions - trap, addu, br.a. 30 years ago
Michael Meissner 30c87b55ec New simulator changes from Andrew 30 years ago