riscv
/
binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
93887 Commits
163 Branches
728 Tags
638 MiB
Tree: 04cb01fd5a
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '04cb01fd5a'
${ noResults }
Commit Graph

966 Commits (04cb01fd5a3bc167ae26486bbc2bf941e96ad805)

Author SHA1 Message Date
Alan Modra 04cb01fd5a Remove we32k support
8 years ago
Alan Modra c2bf1eecf9 Remove m88k support
8 years ago
Alan Modra 6793974daa Remove i370 support
8 years ago
Alan Modra e82aa7944d Remove h8500 support
8 years ago
Alan Modra fe0bf0fd57 Remove h8300-coff support
8 years ago
Alan Modra fdef394344 Remove IEEE 695 object support
8 years ago
Alan Modra 5972ac7375 Remove sony newsos3 support
8 years ago
Alan Modra b4b594e304 Remove netware support
8 years ago
Alan Modra fceadf0951 Remove tahoe support
8 years ago
Alan Modra a8eb42a8b7 Remove i860, i960, bout and aout-adobe targets
8 years ago
Alan Modra 23cedd1dc9 PowerPC inline PLT call support
8 years ago
Renlin Li 84f1b9fb08 [1/2][GAS][AARCH64]Add BFD_RELOC_AARCH64_TLSLE_LDST8/16/32/64_TPREL_LO12 support in GAS.
8 years ago
Nick Clifton c8d59609b1 Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+REG addressing with an assumed offset register.
8 years ago
H.J. Lu b1202ffa53 DT_FLAGS_1: Add Solaris bits
8 years ago
Jim Wilson 0e35537d75 RISC-V: Add .insn support.
8 years ago
Nick Clifton 3e33b23945 Prevent memory access violations when attempting to parse an x86_64 PE binary containing corrupt unwind information.
8 years ago
H.J. Lu bd5dea8822 x86: Remove support for old (<= 2.8.1) versions of gcc
8 years ago
Thomas Preud'homme 5b616beff4 [ARM] Remove ARM_FEATURE_COPY macro
8 years ago
Maciej W. Rozycki 75f3166520 MIPS16/opcodes: Free up `M' operand code
8 years ago
Zebediah Figura 830db0485e Add support for reading msdos MZ executables.
8 years ago
Nick Clifton faf766e317 Add note about 2.30 branch creation to changelogs
8 years ago
H.J. Lu 47acac12c8 ld: Add "-z separate-code" option to ELF linker
8 years ago
Jim Wilson 645a2c5b46 RISC-V: Add 2 missing privileged registers.
8 years ago
Alan Modra 219d1afa89 Update year range in copyright notice of binutils files
8 years ago
Alan Modra 1e56386871 ChangeLog rotation
8 years ago
Jim Wilson d9be0c189a RISC-V: Add missing privileged spec registers.
8 years ago
Tamar Christina 00c2093f69 Correct disassembly of dot product instructions.
8 years ago
Tamar Christina a3b3345ae6 Add support for V_4B so we can properly reject it.
8 years ago
Stephen Crane c4e648430f Add plugin API for processing plugin-added input files
8 years ago
Peter Bergner 0f873fd58b Use consistent types for holding instructions, instruction masks, etc.
8 years ago
H.J. Lu 276da9b31b Re-apply "elf: Properly compute offsets of note descriptor and next note"
8 years ago
Simon Marchi 4e25ac038e Revert "elf: Properly compute offsets of note descriptor and next note"
8 years ago
H.J. Lu 650444eb54 elf: Properly compute offsets of note descriptor and next note
8 years ago
Tamar Christina d0f7791c66 Add new AArch64 FP16 FM{A|S} instructions.
9 years ago
Tamar Christina 01f4802036 Separate the new FP16 instructions backported from Armv8.4-a to Armv8.2-a into a new flag order to distinguish them from the rest of the already existing optional FP16 instructions in Armv8.2-a.
9 years ago
Jan Beulich 5be87c8fa7 PE: don't corrupt section flags when linking from ELF objects
9 years ago
Tamar Christina 981b557a48 Enable the Dot Product extension by default for Armv8.4-a.
9 years ago
Tamar Christina f42f1a1d6c Adds the new Fields and Operand types for the new instructions in Armv8.4-a.
9 years ago
Tamar Christina b6b9ca0c3e Split the ARM Crypto ISA extensions for AES and SHA1+2 into their own options (+aes and +sha2). The reason for the split is because with the introduction of Armv8.4-a the implementation of AES has explicitly been made independent of the implementation of the other crypto extensions.
9 years ago
Nick Clifton 21b81e67c7 Change the type of the aarch64_feature_set typedef to unsigned long long so that it will work on 32-bit hosts.
9 years ago
Nick Clifton c0e7cef715 Split the AArch64 Crypto instructions for AES and SHA1+2 into their own options (+aes and +sha2).
9 years ago
Jiong Wang dec41383ff Adds command line support for Armv8.4-A, via the new command line option -march=armv8.4-a. Add support for "+dotprod" ARM feature (required for ARMv8.4-A). Add assembler and disassembler support for new FP16 instructions introduced in Armv8.4-A
9 years ago
Palmer Dabbelt 1270b047fd RISC-V: Add satp as an alias for sptbr
9 years ago
Tamar Christina 0198d5e6fc This patch similarly to the AArch64 one enables Dot Product support by default for the Cortex-A55 and Cortex-A75 which have hardware support for these instructions.
9 years ago
Siddhesh Poyarekar c05e0c5af3 aarch64: Remove AARCH64_FEATURE_F16 from AARCH64_ARCH_V8_2
9 years ago
James Bowman 81b42bcab1 FT32B is a new FT32 family member. It has a code compression scheme, which requires the use of linker relaxations. The change is quite large, so submission is in several parts.
9 years ago
Alan Modra e5d70d6b5a PR22348, conflicting global vars in crx and cr16
9 years ago
Andrew Waterman 3342be5dab RISC-V: Only relax to C.LUI when imm != 0 and rd != 0/2
9 years ago
James Bowman 3b4b0a629a FT32: support for FT32B processor - part 1
9 years ago
John Baldwin 12c4bd7f53 Handle FreeBSD-specific AT_EHDRFLAGS and AT_HWCAP auxiliary vector types.
9 years ago