riscv
/
binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

z80 comments in archures.c 

bfd-in2.h didn't match what was in archures.c and reloc.c.  This
fixes overlong comment lines and regenerates bfd-in2.h.

	* archures.c: Wrap overlong z80 comments.
	* bfd-in2.h: Regenerate.
binutils-2_35-branch
Alan Modra 7 years ago
parent
a6740d29a0
commit
e1f85e11f5
3 changed files with 44 additions and 19 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 5
      bfd/ChangeLog
  2. 28
      bfd/archures.c
  3. 30
      bfd/bfd-in2.h

5
bfd/ChangeLog
View File

@ -1,3 +1,8 @@
2020-02-10 Alan Modra <amodra@gmail.com>
* archures.c: Wrap overlong z80 comments.
* bfd-in2.h: Regenerate.
2020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
PR 25469

28
bfd/archures.c
View File

@ -504,15 +504,25 @@ DESCRIPTION
. bfd_arch_xtensa, {* Tensilica's Xtensa cores. *}
.#define bfd_mach_xtensa 1
. bfd_arch_z80,
.#define bfd_mach_z80strict 1 {* Zilog Z80 without undocumented opcodes. *}
.#define bfd_mach_z180 2 {* Zilog Z180: successor with additional instructions, but without halves of ix and iy *}
.#define bfd_mach_z80 3 {* Zilog Z80 with ixl, ixh, iyl, and iyh. *}
.#define bfd_mach_ez80_z80 4 {* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode *}
.#define bfd_mach_ez80_adl 5 {* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode *}
.#define bfd_mach_z80n 6 {* Z80N *}
.#define bfd_mach_z80full 7 {* Zilog Z80 with all undocumented instructions. *}
.#define bfd_mach_gbz80 8 {* GameBoy Z80 (reduced instruction set) *}
.#define bfd_mach_r800 11 {* Ascii R800: successor with multiplication. *}
.{* Zilog Z80 without undocumented opcodes. *}
.#define bfd_mach_z80strict 1
.{* Zilog Z180: successor with additional instructions, but without
. halves of ix and iy. *}
.#define bfd_mach_z180 2
.{* Zilog Z80 with ixl, ixh, iyl, and iyh. *}
.#define bfd_mach_z80 3
.{* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode. *}
.#define bfd_mach_ez80_z80 4
.{* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode. *}
.#define bfd_mach_ez80_adl 5
.{* Z80N *}
.#define bfd_mach_z80n 6
.{* Zilog Z80 with all undocumented instructions. *}
.#define bfd_mach_z80full 7
.{* GameBoy Z80 (reduced instruction set). *}
.#define bfd_mach_gbz80 8
.{* ASCII R800: successor with multiplication. *}
.#define bfd_mach_r800 11
. bfd_arch_lm32, {* Lattice Mico32. *}
.#define bfd_mach_lm32 1
. bfd_arch_microblaze,{* Xilinx MicroBlaze. *}

30
bfd/bfd-in2.h
View File

@ -1897,15 +1897,25 @@ enum bfd_architecture
bfd_arch_xtensa, /* Tensilica's Xtensa cores. */
#define bfd_mach_xtensa 1
bfd_arch_z80,
#define bfd_mach_z80strict 1 /* Zilog Z80 without undocumented opcodes. */
#define bfd_mach_z180 2 /* Zilog Z180: successor with additional instructions, but without halves of ix and iy */
#define bfd_mach_z80 3 /* Zilog Z80 with ixl, ixh, iyl, and iyh. */
#define bfd_mach_ez80_z80 4 /* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode */
#define bfd_mach_ez80_adl 5 /* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode */
#define bfd_mach_z80n 6 /* Z80N */
#define bfd_mach_z80full 7 /* Zilog Z80 with all undocumented instructions. */
#define bfd_mach_gbz80 8 /* GameBoy Z80 (reduced instruction set) */
#define bfd_mach_r800 11 /*Ascii R800: Z80 successor with multiplication. */
/* Zilog Z80 without undocumented opcodes. */
#define bfd_mach_z80strict 1
/* Zilog Z180: successor with additional instructions, but without
halves of ix and iy. */
#define bfd_mach_z180 2
/* Zilog Z80 with ixl, ixh, iyl, and iyh. */
#define bfd_mach_z80 3
/* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode. */
#define bfd_mach_ez80_z80 4
/* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode. */
#define bfd_mach_ez80_adl 5
/* Z80N */
#define bfd_mach_z80n 6
/* Zilog Z80 with all undocumented instructions. */
#define bfd_mach_z80full 7
/* GameBoy Z80 (reduced instruction set). */
#define bfd_mach_gbz80 8
/* ASCII R800: successor with multiplication. */
#define bfd_mach_r800 11
bfd_arch_lm32, /* Lattice Mico32. */
#define bfd_mach_lm32 1
bfd_arch_microblaze,/* Xilinx MicroBlaze. */
@ -5302,7 +5312,7 @@ BFD_RELOC_XTENSA_ASM_EXPAND. */
/* Highest 16 bits of multibyte (32 or 24 bit) value. */
BFD_RELOC_Z80_WORD1,
/* 16 bit word big endian */
/* Like BFD_RELOC_16 but big-endian. */
BFD_RELOC_Z80_16_BE,
/* DJNZ offset. */

Write Preview
Loading…
Cancel
Save