riscv
/
binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

Test even more instructions.

gdb-4_18-branch
Nick Clifton 29 years ago
parent
915729414d
commit
dfe9df588d
1 changed files with 21 additions and 0 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 21
      sim/testsuite/ChangeLog

21
sim/testsuite/ChangeLog
View File

@ -1,5 +1,26 @@
Thu Feb 19 11:15:45 1998 Nick Clifton <nickc@cygnus.com>
* sim/m32r/and.cgs: Test AND instruction.
* sim/m32r/and3.cgs: Test AND3 instruction.
* sim/m32r/beq.cgs: Test BEQ instruction.
* sim/m32r/beqz.cgs: Test BEQZ instruction.
* sim/m32r/bgez.cgs: Test BGEZ instruction.
* sim/m32r/bgtz.cgs: Test BGTZ instruction.
* sim/m32r/cmp.cgs: Test CMP instruction.
* sim/m32r/cmpi.cgs: Test CMPI instruction.
* sim/m32r/cmpu.cgs: Test CMPU instruction.
* sim/m32r/cmpui.cgs: Test CMPUI instruction.
* sim/m32r/div.cgs: Test DIV instruction.
* sim/m32r/divh.cgs: Test DIVH instruction.
* sim/m32r/bcl8.cgs: Test short BCL instruction.
* sim/m32r/bncl24.cgs: Test long BNCL instruction.
* sim/m32r/bncl8.cgs: Test short BNCL instruction.
* sim/m32r/cmpeq.cgs: Test CMPEQ instruction.
* sim/m32r/cmpz.cgs: Test CMPZ instruction.
* sim/m32r/sll.cgs: Test SLL instruction.
* sim/m32r/sll3.cgs: Test SLL3 instruction.
* sim/m32r/slli.cgs: Test SLLI instruction.
* sim/m32r/bcl24.cgs: Test long version of BCL instruction
* sim/m32r/sra.cgs: Test SRA instruction.
* sim/m32r/sra3.cgs: Test SRA3 instruction.

Write Preview
Loading…
Cancel
Save