Browse Source

sim: move register headers into sim/ namespace [PR sim/29869]

These headers define the register numbers for each port to implement
the sim_fetch_register & sim_store_register interfaces.  While gdb
uses these, the APIs are part of the sim, not gdb.  Move the headers
out of the gdb/ include namespace and into sim/ instead.
users/ahajkova/try-frob
Mike Frysinger 3 years ago
parent
commit
d026e67ed4
  1. 2
      gdb/arm-tdep.c
  2. 2
      gdb/bfin-tdep.c
  3. 2
      gdb/frv-tdep.c
  4. 2
      gdb/ft32-tdep.c
  5. 2
      gdb/lm32-tdep.c
  6. 2
      gdb/m32c-tdep.c
  7. 2
      gdb/rs6000-tdep.c
  8. 2
      gdb/sh-tdep.c
  9. 0
      include/sim/sim-aarch64.h
  10. 0
      include/sim/sim-arm.h
  11. 0
      include/sim/sim-bfin.h
  12. 0
      include/sim/sim-cr16.h
  13. 0
      include/sim/sim-d10v.h
  14. 0
      include/sim/sim-frv.h
  15. 0
      include/sim/sim-ft32.h
  16. 0
      include/sim/sim-h8300.h
  17. 0
      include/sim/sim-lm32.h
  18. 0
      include/sim/sim-m32c.h
  19. 0
      include/sim/sim-ppc.h
  20. 0
      include/sim/sim-riscv.h
  21. 0
      include/sim/sim-rl78.h
  22. 0
      include/sim/sim-rx.h
  23. 0
      include/sim/sim-sh.h
  24. 2
      sim/aarch64/interp.c
  25. 2
      sim/arm/wrapper.c
  26. 2
      sim/bfin/machs.c
  27. 2
      sim/cr16/interp.c
  28. 2
      sim/d10v/interp.c
  29. 2
      sim/frv/frv.c
  30. 2
      sim/ft32/ft32-sim.h
  31. 2
      sim/h8300/compile.c
  32. 2
      sim/lm32/lm32-sim.h
  33. 2
      sim/m32c/gdb-if.c
  34. 2
      sim/ppc/Makefile.in
  35. 2
      sim/ppc/gdb-sim.c
  36. 2
      sim/riscv/sim-main.c
  37. 2
      sim/rl78/gdb-if.c
  38. 2
      sim/rx/gdb-if.c
  39. 2
      sim/sh/interp.c

2
gdb/arm-tdep.c

@ -51,7 +51,7 @@
#include "arch/arm.h"
#include "arch/arm-get-next-pcs.h"
#include "arm-tdep.h"
#include "gdb/sim-arm.h"
#include "sim/sim-arm.h"
#include "elf-bfd.h"
#include "coff/internal.h"

2
gdb/bfin-tdep.c

@ -30,7 +30,7 @@
#include "trad-frame.h"
#include "dis-asm.h"
#include "sim-regno.h"
#include "gdb/sim-bfin.h"
#include "sim/sim-bfin.h"
#include "dwarf2/frame.h"
#include "symtab.h"
#include "elf-bfd.h"

2
gdb/frv-tdep.c

@ -28,7 +28,7 @@
#include "trad-frame.h"
#include "dis-asm.h"
#include "sim-regno.h"
#include "gdb/sim-frv.h"
#include "sim/sim-frv.h"
#include "opcodes/frv-desc.h" /* for the H_SPR_... enums */
#include "symtab.h"
#include "elf-bfd.h"

2
gdb/ft32-tdep.c

@ -40,7 +40,7 @@
#include "opcode/ft32.h"
#include "ft32-tdep.h"
#include "gdb/sim-ft32.h"
#include "sim/sim-ft32.h"
#include <algorithm>
#define RAM_BIAS 0x800000 /* Bias added to RAM addresses. */

2
gdb/lm32-tdep.c

@ -27,7 +27,7 @@
#include "symfile.h"
#include "remote.h"
#include "gdbcore.h"
#include "gdb/sim-lm32.h"
#include "sim/sim-lm32.h"
#include "arch-utils.h"
#include "regcache.h"
#include "trad-frame.h"

2
gdb/m32c-tdep.c

@ -18,7 +18,7 @@
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "defs.h"
#include "gdb/sim-m32c.h"
#include "sim/sim-m32c.h"
#include "gdbtypes.h"
#include "regcache.h"
#include "arch-utils.h"

2
gdb/rs6000-tdep.c

@ -35,7 +35,7 @@
#include "osabi.h"
#include "infcall.h"
#include "sim-regno.h"
#include "gdb/sim-ppc.h"
#include "sim/sim-ppc.h"
#include "reggroups.h"
#include "dwarf2/frame.h"
#include "target-descriptions.h"

2
gdb/sh-tdep.c

@ -49,7 +49,7 @@
#include "elf/sh.h"
#include "dwarf2.h"
/* registers numbers shared with the simulator. */
#include "gdb/sim-sh.h"
#include "sim/sim-sh.h"
#include <algorithm>
/* List of "set sh ..." and "show sh ..." commands. */

0
include/gdb/sim-aarch64.h → include/sim/sim-aarch64.h

0
include/gdb/sim-arm.h → include/sim/sim-arm.h

0
include/gdb/sim-bfin.h → include/sim/sim-bfin.h

0
include/gdb/sim-cr16.h → include/sim/sim-cr16.h

0
include/gdb/sim-d10v.h → include/sim/sim-d10v.h

0
include/gdb/sim-frv.h → include/sim/sim-frv.h

0
include/gdb/sim-ft32.h → include/sim/sim-ft32.h

0
include/gdb/sim-h8300.h → include/sim/sim-h8300.h

0
include/gdb/sim-lm32.h → include/sim/sim-lm32.h

0
include/gdb/sim-m32c.h → include/sim/sim-m32c.h

0
include/gdb/sim-ppc.h → include/sim/sim-ppc.h

0
include/gdb/sim-riscv.h → include/sim/sim-riscv.h

0
include/gdb/sim-rl78.h → include/sim/sim-rl78.h

0
include/gdb/sim-rx.h → include/sim/sim-rx.h

0
include/gdb/sim-sh.h → include/sim/sim-sh.h

2
sim/aarch64/interp.c

@ -34,7 +34,7 @@
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/signals.h"
#include "gdb/sim-aarch64.h"
#include "sim/sim-aarch64.h"
#include "sim-main.h"
#include "sim-options.h"

2
sim/arm/wrapper.c

@ -36,7 +36,7 @@
#include "armemu.h"
#include "dbg_rdi.h"
#include "ansidecl.h"
#include "gdb/sim-arm.h"
#include "sim/sim-arm.h"
#include "gdb/signals.h"
#include "libiberty.h"
#include "iwmmxt.h"

2
sim/bfin/machs.c

@ -24,7 +24,7 @@
#include <stdlib.h>
#include "sim-main.h"
#include "gdb/sim-bfin.h"
#include "sim/sim-bfin.h"
#include "bfd.h"
#include "sim-hw.h"

2
sim/cr16/interp.c

@ -32,7 +32,7 @@
#include "sim-options.h"
#include "sim-signal.h"
#include "gdb/sim-cr16.h"
#include "sim/sim-cr16.h"
#include "gdb/signals.h"
#include "opcode/cr16.h"

2
sim/d10v/interp.c

@ -11,7 +11,7 @@
#include "sim-options.h"
#include "sim-signal.h"
#include "gdb/sim-d10v.h"
#include "sim/sim-d10v.h"
#include "gdb/signals.h"
#include <string.h>

2
sim/frv/frv.c

@ -29,7 +29,7 @@ along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "cgen-engine.h"
#include "cgen-par.h"
#include "bfd.h"
#include "gdb/sim-frv.h"
#include "sim/sim-frv.h"
#include <math.h>
#include <stdlib.h>

2
sim/ft32/ft32-sim.h

@ -23,7 +23,7 @@
#include <stdint.h>
#include "gdb/sim-ft32.h"
#include "sim/sim-ft32.h"
#define FT32_HARD_FP 29
#define FT32_HARD_CC 30

2
sim/h8300/compile.c

@ -29,7 +29,7 @@
#include "bfd.h"
#include "sim-main.h"
#include "gdb/sim-h8300.h"
#include "sim/sim-h8300.h"
#include "sys/stat.h"
#include "sys/types.h"
#include "sim-options.h"

2
sim/lm32/lm32-sim.h

@ -20,7 +20,7 @@
#ifndef LM32_SIM_H
#define LM32_SIM_H
#include "gdb/sim-lm32.h"
#include "sim/sim-lm32.h"
/* CSRs. */
#define LM32_CSR_IE 0

2
sim/m32c/gdb-if.c

@ -33,7 +33,7 @@ along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/signals.h"
#include "gdb/sim-m32c.h"
#include "sim/sim-m32c.h"
#include "cpu.h"
#include "mem.h"

2
sim/ppc/Makefile.in

@ -142,7 +142,7 @@ ANSIDECL_H = $(srcroot)/include/ansidecl.h
BFD_H = ../../bfd/bfd.h
GDB_CALLBACK_H = $(srcroot)/include/sim/callback.h
GDB_REMOTE_SIM_H = $(srcroot)/include/sim/sim.h
GDB_SIM_PPC_H = $(srcroot)/include/gdb/sim-ppc.h
GDB_SIM_PPC_H = $(srcroot)/include/sim/sim-ppc.h
COMMON_SIM_BASE_H = $(srcroot)/sim/common/sim-base.h
COMMON_SIM_BASICS_H = $(srcroot)/sim/common/sim-basics.h
COMMON_SIM_FPU_H = $(srcroot)/sim/common/sim-fpu.h

2
sim/ppc/gdb-sim.c

@ -26,7 +26,7 @@
#include "sim_callbacks.h"
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/sim-ppc.h"
#include "sim/sim-ppc.h"
/* Return the register name for the supplied SPR if any, or NULL if
none. */

2
sim/riscv/sim-main.c

@ -33,7 +33,7 @@
#include "opcode/riscv.h"
#include "gdb/sim-riscv.h"
#include "sim/sim-riscv.h"
#define TRACE_REG(cpu, reg) \
TRACE_REGISTER (cpu, "wrote %s = %#" PRIxTW, riscv_gpr_names_abi[reg], \

2
sim/rl78/gdb-if.c

@ -33,7 +33,7 @@ along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/signals.h"
#include "gdb/sim-rl78.h"
#include "sim/sim-rl78.h"
#include "cpu.h"
#include "mem.h"

2
sim/rx/gdb-if.c

@ -33,7 +33,7 @@ along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/signals.h"
#include "gdb/sim-rx.h"
#include "sim/sim-rx.h"
#include "cpu.h"
#include "mem.h"

2
sim/sh/interp.c

@ -55,7 +55,7 @@
#include "bfd.h"
#include "sim/callback.h"
#include "sim/sim.h"
#include "gdb/sim-sh.h"
#include "sim/sim-sh.h"
#include "sim-main.h"
#include "sim-base.h"

Loading…
Cancel
Save