riscv
/
binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

fix use of sanitize to be sanitise to avoid hiccups

gdb-4_18-branch
Brendan Kehoe 28 years ago
parent
7338159674
commit
90757b8afd
2 changed files with 10 additions and 10 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 10
      opcodes/Makefile.am
  2. 10
      opcodes/Makefile.in

10
opcodes/Makefile.am
View File

@ -195,7 +195,7 @@ CGENFILES = $(CGENDIR)/cos.scm $(CGENDIR)/utils.scm \
$(CGENDIR)/opcodes.scm $(CGENDIR)/cgen-opc.scm \
cgen-opc.in cgen-asm.in cgen-dis.in
# The CGEN_MAINT conditional is put here so it ends up in Makefile.in
# properly sanitized.
# properly sanitised.
if CGEN_MAINT
M32R_DEPS = stamp-m32r
FR30_DEPS = stamp-fr30
@ -210,7 +210,7 @@ ENDSAN = end-sanitize-cygnus
# start-sanitize-cygnus
run-cgen:
$(SHELL) $(srcdir)/cgen.sh opcodes $(srcdir) $(CGEN) $(CGENDIR) $(CGENFLAGS) $(arch) $(prefix)
$(SHELL) $(srcdir)/cgen.sh opcodes $(srcdir) $(CGEN) $(CGENDIR) $(CGENFLAGS) $(arch) $(prefix) $(options)
touch stamp-${prefix}
.PHONY: run-cgen
@ -218,19 +218,19 @@ run-cgen:
m32r-opc.h m32r-opc.c m32r-asm.c m32r-dis.c: $(M32R_DEPS)
@true
stamp-m32r: $(CGENFILES) $(CGENDIR)/m32r.cpu $(CGENDIR)/m32r.opc
$(MAKE) run-cgen arch=m32r prefix=m32r
$(MAKE) run-cgen arch=m32r prefix=m32r options=opinst
fr30-opc.h fr30-opc.c fr30-asm.c fr30-dis.c: $(FR30_DEPS)
@true
stamp-fr30: $(CGENFILES) $(CGENDIR)/fr30.cpu $(CGENDIR)/fr30.opc
$(MAKE) run-cgen arch=fr30 prefix=fr30
$(MAKE) run-cgen arch=fr30 prefix=fr30 options=
# Use a prefix of i960c, so that the existing i960-dis.c can remain for now.
# When the cgen i960 disassembler support is complete, this `c' can go away.
i960c-opc.h i960c-opc.c i960c-asm.c i960c-dis.c: $(I960_DEPS)
@true
stamp-i960: $(CGENFILES) $(CGENDIR)/i960.cpu $(CGENDIR)/i960.opc
$(MAKE) run-cgen arch=i960 prefix=i960c
$(MAKE) run-cgen arch=i960 prefix=i960c options=
# end-sanitize-cygnus
# start-sanitize-tic80

10
opcodes/Makefile.in
View File

@ -281,7 +281,7 @@ CGENFILES = $(CGENDIR)/cos.scm $(CGENDIR)/utils.scm \
$(CGENDIR)/opcodes.scm $(CGENDIR)/cgen-opc.scm \
cgen-opc.in cgen-asm.in cgen-dis.in
# The CGEN_MAINT conditional is put here so it ends up in Makefile.in
# properly sanitized.
# properly sanitised.
@CGEN_MAINT_TRUE@M32R_DEPS = stamp-m32r
@CGEN_MAINT_TRUE@FR30_DEPS = stamp-fr30
@CGEN_MAINT_TRUE@I960_DEPS = stamp-i960
@ -666,7 +666,7 @@ config.status: $(srcdir)/configure $(srcdir)/../bfd/configure.in
# start-sanitize-cygnus
run-cgen:
$(SHELL) $(srcdir)/cgen.sh opcodes $(srcdir) $(CGEN) $(CGENDIR) $(CGENFLAGS) $(arch) $(prefix)
$(SHELL) $(srcdir)/cgen.sh opcodes $(srcdir) $(CGEN) $(CGENDIR) $(CGENFLAGS) $(arch) $(prefix) $(options)
touch stamp-${prefix}
.PHONY: run-cgen
@ -674,19 +674,19 @@ run-cgen:
m32r-opc.h m32r-opc.c m32r-asm.c m32r-dis.c: $(M32R_DEPS)
@true
stamp-m32r: $(CGENFILES) $(CGENDIR)/m32r.cpu $(CGENDIR)/m32r.opc
$(MAKE) run-cgen arch=m32r prefix=m32r
$(MAKE) run-cgen arch=m32r prefix=m32r options=opinst
fr30-opc.h fr30-opc.c fr30-asm.c fr30-dis.c: $(FR30_DEPS)
@true
stamp-fr30: $(CGENFILES) $(CGENDIR)/fr30.cpu $(CGENDIR)/fr30.opc
$(MAKE) run-cgen arch=fr30 prefix=fr30
$(MAKE) run-cgen arch=fr30 prefix=fr30 options=
# Use a prefix of i960c, so that the existing i960-dis.c can remain for now.
# When the cgen i960 disassembler support is complete, this `c' can go away.
i960c-opc.h i960c-opc.c i960c-asm.c i960c-dis.c: $(I960_DEPS)
@true
stamp-i960: $(CGENFILES) $(CGENDIR)/i960.cpu $(CGENDIR)/i960.opc
$(MAKE) run-cgen arch=i960 prefix=i960c
$(MAKE) run-cgen arch=i960 prefix=i960c options=
# end-sanitize-cygnus
# start-sanitize-tic80

Write Preview
Loading…
Cancel
Save