Browse Source
sequence containing an unsupported reloc type.
(enum options): Replace computed #define's constants for option
numbers with this enum.
(struct md_longopts): Use the enum. Allow OPTION_32 in a non-ELF
environment.
(md_parse_option): Allow -32 in a non-ELF environment.
* gas/lib/gas-defs.exp: Update description of run_dump_test proc.
* gas/mips/dli.d: Pass -64 to gas.
* gas/mips/mips64-mips3d-incl.d: Likewise.
* gas/mips/octeon.d: Likewise.
* gas/mips/sb1-ext-mdmx.d: Likewise.
* gas/mips/sb1-ext-ps.d: Likewise.
* gas/mips/e32el-rel2.s: Pass -march=mips3 to gas.
Update expected relocs.
* gas/mips/ld-ilocks-addr32.d: Do not run for tx39 targets.
* gas/mips/mips.exp: Remove 'ilocks' variable.
Add ecoff targets to 'addr32' variable.
Set 'no_mips16' for ecoff targets.
Do not run div-ilocks or mul-ilocks test variants.
* gas/mips/mips16-intermix.d: Use nm instead of objdump so that
the symbol table output is sorted. Update expecetd output.
cgen-1_1-branch
Nick Clifton
17 years ago
14 changed files with 276 additions and 286 deletions
@ -1,164 +1,121 @@ |
|||
#objdump: -t |
|||
#PROG: nm |
|||
#as: -mips32r2 -32 |
|||
#name: MIPS16 intermix |
|||
|
|||
.*: +file format .*mips.* |
|||
|
|||
SYMBOL TABLE: |
|||
#... |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_l |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_d 0+[0-9a-f]+ .mips16.fn.m16_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_d 0+[0-9a-f]+ __fn_stub_m16_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static_d 0+[0-9a-f]+ .mips16.fn.m16_static_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static_d 0+[0-9a-f]+ __fn_stub_m16_static_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static1_d 0+[0-9a-f]+ .mips16.fn.m16_static1_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static1_d 0+[0-9a-f]+ __fn_stub_m16_static1_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static32_d 0+[0-9a-f]+ .mips16.fn.m16_static32_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static32_d 0+[0-9a-f]+ __fn_stub_m16_static32_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static16_d 0+[0-9a-f]+ .mips16.fn.m16_static16_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static16_d 0+[0-9a-f]+ __fn_stub_m16_static16_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_ld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_ld |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_dl 0+[0-9a-f]+ .mips16.fn.m16_dl |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_dl 0+[0-9a-f]+ __fn_stub_m16_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_dl |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static_dl 0+[0-9a-f]+ .mips16.fn.m16_static_dl |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static_dl 0+[0-9a-f]+ __fn_stub_m16_static_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_dl |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static1_dl 0+[0-9a-f]+ .mips16.fn.m16_static1_dl |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static1_dl 0+[0-9a-f]+ __fn_stub_m16_static1_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_dl |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static32_dl 0+[0-9a-f]+ .mips16.fn.m16_static32_dl |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static32_dl 0+[0-9a-f]+ __fn_stub_m16_static32_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_dl |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_dl |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static16_dl 0+[0-9a-f]+ .mips16.fn.m16_static16_dl |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static16_dl 0+[0-9a-f]+ __fn_stub_m16_static16_dl |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_dlld 0+[0-9a-f]+ .mips16.fn.m16_dlld |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_dlld 0+[0-9a-f]+ __fn_stub_m16_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_dlld |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static_dlld 0+[0-9a-f]+ .mips16.fn.m16_static_dlld |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static_dlld 0+[0-9a-f]+ __fn_stub_m16_static_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_dlld |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static1_dlld 0+[0-9a-f]+ .mips16.fn.m16_static1_dlld |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static1_dlld 0+[0-9a-f]+ __fn_stub_m16_static1_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_dlld |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static32_dlld 0+[0-9a-f]+ .mips16.fn.m16_static32_dlld |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static32_dlld 0+[0-9a-f]+ __fn_stub_m16_static32_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_dlld |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static16_dlld 0+[0-9a-f]+ .mips16.fn.m16_static16_dlld |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static16_dlld 0+[0-9a-f]+ __fn_stub_m16_static16_dlld |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_d_l |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d_l |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_d_d 0+[0-9a-f]+ .mips16.fn.m16_d_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_d_d 0+[0-9a-f]+ __fn_stub_m16_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static_d_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static_d_d 0+[0-9a-f]+ .mips16.fn.m16_static_d_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static_d_d 0+[0-9a-f]+ __fn_stub_m16_static_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static1_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static1_d_d 0+[0-9a-f]+ .mips16.fn.m16_static1_d_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static1_d_d 0+[0-9a-f]+ __fn_stub_m16_static1_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static32_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static32_d_d 0+[0-9a-f]+ .mips16.fn.m16_static32_d_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static32_d_d 0+[0-9a-f]+ __fn_stub_m16_static32_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ m32_static16_d_d |
|||
0+[0-9a-f]+ l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d_d |
|||
0+[0-9a-f]+ l d .mips16.fn.m16_static16_d_d 0+[0-9a-f]+ .mips16.fn.m16_static16_d_d |
|||
0+[0-9a-f]+ l F .mips16.fn.m16_static16_d_d 0+[0-9a-f]+ __fn_stub_m16_static16_d_d |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static1_d 0+[0-9a-f]+ .mips16.call.m32_static1_d |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static1_d 0+[0-9a-f]+ __call_stub_m32_static1_d |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static1_d 0+[0-9a-f]+ .mips16.call.m16_static1_d |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static1_d 0+[0-9a-f]+ __call_stub_m16_static1_d |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static1_dl 0+[0-9a-f]+ .mips16.call.m32_static1_dl |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static1_dl 0+[0-9a-f]+ __call_stub_m32_static1_dl |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static1_dl 0+[0-9a-f]+ .mips16.call.m16_static1_dl |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static1_dl 0+[0-9a-f]+ __call_stub_m16_static1_dl |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static1_dlld 0+[0-9a-f]+ .mips16.call.m32_static1_dlld |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static1_dlld 0+[0-9a-f]+ __call_stub_m32_static1_dlld |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static1_dlld 0+[0-9a-f]+ .mips16.call.m16_static1_dlld |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static1_dlld 0+[0-9a-f]+ __call_stub_m16_static1_dlld |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m32_static1_d_l 0+[0-9a-f]+ .mips16.call.fp.m32_static1_d_l |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m32_static1_d_l 0+[0-9a-f]+ __call_stub_fp_m32_static1_d_l |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m16_static1_d_l 0+[0-9a-f]+ .mips16.call.fp.m16_static1_d_l |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m16_static1_d_l 0+[0-9a-f]+ __call_stub_fp_m16_static1_d_l |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m32_static1_d_d 0+[0-9a-f]+ .mips16.call.fp.m32_static1_d_d |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m32_static1_d_d 0+[0-9a-f]+ __call_stub_fp_m32_static1_d_d |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m16_static1_d_d 0+[0-9a-f]+ .mips16.call.fp.m16_static1_d_d |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m16_static1_d_d 0+[0-9a-f]+ __call_stub_fp_m16_static1_d_d |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static16_d 0+[0-9a-f]+ .mips16.call.m32_static16_d |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static16_d 0+[0-9a-f]+ __call_stub_m32_static16_d |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static16_d 0+[0-9a-f]+ .mips16.call.m16_static16_d |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static16_d 0+[0-9a-f]+ __call_stub_m16_static16_d |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static16_dl 0+[0-9a-f]+ .mips16.call.m32_static16_dl |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static16_dl 0+[0-9a-f]+ __call_stub_m32_static16_dl |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static16_dl 0+[0-9a-f]+ .mips16.call.m16_static16_dl |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static16_dl 0+[0-9a-f]+ __call_stub_m16_static16_dl |
|||
0+[0-9a-f]+ l d .mips16.call.m32_static16_dlld 0+[0-9a-f]+ .mips16.call.m32_static16_dlld |
|||
0+[0-9a-f]+ l F .mips16.call.m32_static16_dlld 0+[0-9a-f]+ __call_stub_m32_static16_dlld |
|||
0+[0-9a-f]+ l d .mips16.call.m16_static16_dlld 0+[0-9a-f]+ .mips16.call.m16_static16_dlld |
|||
0+[0-9a-f]+ l F .mips16.call.m16_static16_dlld 0+[0-9a-f]+ __call_stub_m16_static16_dlld |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m32_static16_d_l 0+[0-9a-f]+ .mips16.call.fp.m32_static16_d_l |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m32_static16_d_l 0+[0-9a-f]+ __call_stub_fp_m32_static16_d_l |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m16_static16_d_l 0+[0-9a-f]+ .mips16.call.fp.m16_static16_d_l |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m16_static16_d_l 0+[0-9a-f]+ __call_stub_fp_m16_static16_d_l |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m32_static16_d_d 0+[0-9a-f]+ .mips16.call.fp.m32_static16_d_d |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m32_static16_d_d 0+[0-9a-f]+ __call_stub_fp_m32_static16_d_d |
|||
0+[0-9a-f]+ l d .mips16.call.fp.m16_static16_d_d 0+[0-9a-f]+ .mips16.call.fp.m16_static16_d_d |
|||
0+[0-9a-f]+ l F .mips16.call.fp.m16_static16_d_d 0+[0-9a-f]+ __call_stub_fp_m16_static16_d_d |
|||
#... |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_l |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_l |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_d |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_d |
|||
#... |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_ld |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_ld |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_dl |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_dl |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_dlld |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_dlld |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_d_l |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_d_l |
|||
#... |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ m32_d_d |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 m16_d_d |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ f32 |
|||
0+[0-9a-f]+ g F .text 0+[0-9a-f]+ 0xf0 f16 |
|||
0+[0-9a-f]+ t __call_stub_fp_m16_static16_d_d |
|||
0+[0-9a-f]+ t __call_stub_fp_m16_static16_d_l |
|||
0+[0-9a-f]+ t __call_stub_fp_m16_static1_d_d |
|||
0+[0-9a-f]+ t __call_stub_fp_m16_static1_d_l |
|||
0+[0-9a-f]+ t __call_stub_fp_m32_static16_d_d |
|||
0+[0-9a-f]+ t __call_stub_fp_m32_static16_d_l |
|||
0+[0-9a-f]+ t __call_stub_fp_m32_static1_d_d |
|||
0+[0-9a-f]+ t __call_stub_fp_m32_static1_d_l |
|||
0+[0-9a-f]+ t __call_stub_m16_static16_d |
|||
0+[0-9a-f]+ t __call_stub_m16_static16_dl |
|||
0+[0-9a-f]+ t __call_stub_m16_static16_dlld |
|||
0+[0-9a-f]+ t __call_stub_m16_static1_d |
|||
0+[0-9a-f]+ t __call_stub_m16_static1_dl |
|||
0+[0-9a-f]+ t __call_stub_m16_static1_dlld |
|||
0+[0-9a-f]+ t __call_stub_m32_static16_d |
|||
0+[0-9a-f]+ t __call_stub_m32_static16_dl |
|||
0+[0-9a-f]+ t __call_stub_m32_static16_dlld |
|||
0+[0-9a-f]+ t __call_stub_m32_static1_d |
|||
0+[0-9a-f]+ t __call_stub_m32_static1_dl |
|||
0+[0-9a-f]+ t __call_stub_m32_static1_dlld |
|||
0+[0-9a-f]+ t __fn_stub_m16_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_d_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_dl |
|||
0+[0-9a-f]+ t __fn_stub_m16_dlld |
|||
0+[0-9a-f]+ t __fn_stub_m16_static16_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static16_d_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static16_dl |
|||
0+[0-9a-f]+ t __fn_stub_m16_static16_dlld |
|||
0+[0-9a-f]+ t __fn_stub_m16_static1_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static1_d_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static1_dl |
|||
0+[0-9a-f]+ t __fn_stub_m16_static1_dlld |
|||
0+[0-9a-f]+ t __fn_stub_m16_static32_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static32_d_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static32_dl |
|||
0+[0-9a-f]+ t __fn_stub_m16_static32_dlld |
|||
0+[0-9a-f]+ t __fn_stub_m16_static_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static_d_d |
|||
0+[0-9a-f]+ t __fn_stub_m16_static_dl |
|||
0+[0-9a-f]+ t __fn_stub_m16_static_dlld |
|||
[ ]+ U __mips16_adddf3 |
|||
[ ]+ U __mips16_fixdfsi |
|||
[ ]+ U __mips16_floatsidf |
|||
[ ]+ U __mips16_ret_df |
|||
0+[0-9a-f]+ T f16 |
|||
0+[0-9a-f]+ T f32 |
|||
0+[0-9a-f]+ T m16_d |
|||
0+[0-9a-f]+ T m16_d_d |
|||
0+[0-9a-f]+ T m16_d_l |
|||
0+[0-9a-f]+ T m16_dl |
|||
0+[0-9a-f]+ T m16_dlld |
|||
0+[0-9a-f]+ T m16_l |
|||
0+[0-9a-f]+ T m16_ld |
|||
0+[0-9a-f]+ t m16_static16_d |
|||
0+[0-9a-f]+ t m16_static16_d_d |
|||
0+[0-9a-f]+ t m16_static16_d_l |
|||
0+[0-9a-f]+ t m16_static16_dl |
|||
0+[0-9a-f]+ t m16_static16_dlld |
|||
0+[0-9a-f]+ t m16_static16_l |
|||
0+[0-9a-f]+ t m16_static16_ld |
|||
0+[0-9a-f]+ t m16_static1_d |
|||
0+[0-9a-f]+ t m16_static1_d_d |
|||
0+[0-9a-f]+ t m16_static1_d_l |
|||
0+[0-9a-f]+ t m16_static1_dl |
|||
0+[0-9a-f]+ t m16_static1_dlld |
|||
0+[0-9a-f]+ t m16_static1_l |
|||
0+[0-9a-f]+ t m16_static1_ld |
|||
0+[0-9a-f]+ t m16_static32_d |
|||
0+[0-9a-f]+ t m16_static32_d_d |
|||
0+[0-9a-f]+ t m16_static32_d_l |
|||
0+[0-9a-f]+ t m16_static32_dl |
|||
0+[0-9a-f]+ t m16_static32_dlld |
|||
0+[0-9a-f]+ t m16_static32_l |
|||
0+[0-9a-f]+ t m16_static32_ld |
|||
0+[0-9a-f]+ t m16_static_d |
|||
0+[0-9a-f]+ t m16_static_d_d |
|||
0+[0-9a-f]+ t m16_static_d_l |
|||
0+[0-9a-f]+ t m16_static_dl |
|||
0+[0-9a-f]+ t m16_static_dlld |
|||
0+[0-9a-f]+ t m16_static_l |
|||
0+[0-9a-f]+ t m16_static_ld |
|||
0+[0-9a-f]+ T m32_d |
|||
0+[0-9a-f]+ T m32_d_d |
|||
0+[0-9a-f]+ T m32_d_l |
|||
0+[0-9a-f]+ T m32_dl |
|||
0+[0-9a-f]+ T m32_dlld |
|||
0+[0-9a-f]+ T m32_l |
|||
0+[0-9a-f]+ T m32_ld |
|||
0+[0-9a-f]+ t m32_static16_d |
|||
0+[0-9a-f]+ t m32_static16_d_d |
|||
0+[0-9a-f]+ t m32_static16_d_l |
|||
0+[0-9a-f]+ t m32_static16_dl |
|||
0+[0-9a-f]+ t m32_static16_dlld |
|||
0+[0-9a-f]+ t m32_static16_l |
|||
0+[0-9a-f]+ t m32_static16_ld |
|||
0+[0-9a-f]+ t m32_static1_d |
|||
0+[0-9a-f]+ t m32_static1_d_d |
|||
0+[0-9a-f]+ t m32_static1_d_l |
|||
0+[0-9a-f]+ t m32_static1_dl |
|||
0+[0-9a-f]+ t m32_static1_dlld |
|||
0+[0-9a-f]+ t m32_static1_l |
|||
0+[0-9a-f]+ t m32_static1_ld |
|||
0+[0-9a-f]+ t m32_static32_d |
|||
0+[0-9a-f]+ t m32_static32_d_d |
|||
0+[0-9a-f]+ t m32_static32_d_l |
|||
0+[0-9a-f]+ t m32_static32_dl |
|||
0+[0-9a-f]+ t m32_static32_dlld |
|||
0+[0-9a-f]+ t m32_static32_l |
|||
0+[0-9a-f]+ t m32_static32_ld |
|||
0+[0-9a-f]+ t m32_static_d |
|||
0+[0-9a-f]+ t m32_static_d_d |
|||
0+[0-9a-f]+ t m32_static_d_l |
|||
0+[0-9a-f]+ t m32_static_dl |
|||
0+[0-9a-f]+ t m32_static_dlld |
|||
0+[0-9a-f]+ t m32_static_l |
|||
0+[0-9a-f]+ t m32_static_ld |
|||
#pass |
|||
|
|||
Loading…
Reference in new issue